We report the first demonstration of thin body GeOI MOSFETs fabricated by a novel GeOI fabrication process based on epitaxial Ge grown on III-V compound semiconductor wafers. Normal operation of n-and p-MOSFET is confirmed for GeOI with thickness of 55 to 15 nm. The I ON /I OFF ratio at room temperature is about 10 4 and the peak effective hole and electron mobility of 122 and 235 cm 2 /Vs, respectively, have been obtained for 15-nm-thick-GeOI n-and pMOSFETs.
INTRODUCTION
Recently, Ge MOSFETs with high peak mobility and thin equivalent oxide thickness (EOT) have been demonstrated by employing high quality GeO x /Ge interfaces as the gate stack [1, 2] . Due to the immunity against short channel effects, ultrathin body Ge-on-insulator (GeOI) structures are strongly needed to enhance the immunity against short channel effects, which is mandatory for scaled MOSFET [3] . However, the effective mobility of GeOI wafers fabricated by Smart Cut TM have been reported to be lower than expected, for the Ge thickness less than 20nm [4] . In this paper, a novel way to fabricate GeOI substrates based on the transfer of Ge layers epitaxially grown on III-Vs has been demonstrated. Although the transfer technique of similar Ge layers on III-Vs has been reported by using epitaxial lift-off (ELO) [5] , GeOI MOSFETs fabricated by this technique have not been reported yet. By using the present method, we successfully fabricated MOSFETs with Ge layers down to 15nm and studied the electrical characteristics. Furthermore, the effective field mobility of GeOI MOSFETs was systematically examined with reducing the GeOI thickness.
EXPERIMENTAL
An n-type Ge layer for GeOI fabrication was epitaxial grown on 4-inch GaAs substrates, because the lattice constant of Ge is almost similar to that of GaAs and AlAs [5] . The structure and the secondary ion mass spectroscopy (SIMS) profile of Ge layer donor wafer are shown in Fig. 1(a) and (b), respectively. An InGaP layer was introduced between Ge and the GaAs substrate as an etching stop during transferring the Ge layer to a Si substrate. The process flow of GeOI substrate fabrication is shown in Fig. 2 . After surface pre-cleaning, 90nm Al 2 O 3 was deposited on the donor wafer by atomic layer deposition (ALD). Here, electron cyclotron resonance (ECR) plasma post oxidation was introduced to form GeO x /Ge interface for achieving the good interfacial properties [2] . After polishing the Al 2 O 3 films by chemical mechanical polishing (CMP), the donor wafer was bonded with a 10-nm-Al 2 O 3 -deposed Si wafer, followed by annealing at 350 C for 1 hour with high pressure. After thinning the GaAs substrate down to less than 100μm by polishing, GaAs was selectively etched against the InGaP etch stop layer by H 3 PO 4 /H 2 O 2 /H 2 O solution. Etching stop InGaP and AlAs were selectively etched against the Ge layer by HCl and HF solution, respectively. The thickness of the Al 2 O 3 BOX layer was about 90nm.
By using the newly fabricated GeOI substrates, metal S/D back gate MOSFETs were fabricated with different Ge thicknesses. The Ge layer was thinned by reactive ion etching (RIE) with CF 4 down to less than 100nm, and further thinning was done by wet etching in H 2 SO 4 /H 2 O 2 /H 2 O diluted solution. The schematic structure and a microscope image of the fabricated devices with Hall bars are shown in Fig. 3(a) and (b) , respectively. The devices allow us to conduct Hall measurements and 4-point resistance measurements for subtracting the S/D contact resistance. The channel width/length (W/L) was 100μm/500μm. Fig. 4 shows the Hall measurement results with the different Ge thicknesses at Vg=0. The electron concentration of the GeOI layers is around 1-3x10 17 cm -3 , which matches the results of the SIMS profile of the as-grown epitaxial Ge wafer. The Hall measurement results indicate that the Ge quality is acceptable for MOSFET application. 4 , which is comparable to the state of the art pMOSFET on bulk Ge [2] . The I ON /I OFF ratio in the accumulation mode n-MOSFET operation is also similar (data not shown). The I d -V g curves of p-and nMOSFETs with the difference GOI thicknesses are shown in Fig.  6(a) and (b) , respectively. It is found that the transfer characteristics are almost similar among the different GOI thickness. Fig. 7 (a) and (b) show the GeOI thickness dependence of the effective hole and electron mobility, respectively, of inversion and accumulation mode GeOI MOSFETs. Here, the influence of the S/D parasitic resistance was excluded in the mobility evaluation by applying the 4-point measurement. The degradation of the mobility with a reduction of the GeOI thickness is not too severe, compared with that of the reported GeOI MOSFETs [4] , as shown in Fig. 8 . This improvement might be attributed to better MOS interface quality with BOX by using the GeO x /Ge interface. The peak hole mobility for 15-nm-thick-GeOI MOSFETs is 122 cm 2 /Vs, which is 20% higher than that of GeOI p-MOSFET based on smart-cut GeOI wafers in the same Ge layer thickness [4] . Also, the peak electron mobility is 235 cm 2 /Vs, comparable to the Smart Cut TM GeOI with a much lower doping concentration [4] . Since the donor concentration in the present GeOI is high, higher mobility is expected for GeOI with lower impurity doping.
CONCLUSION
We have demonstrated ultrathin body (UTB) GeOI MOSFETs fabricated by transfer of epitaxial Ge films on III-V substrates. A normal MOSFETs operation of thin body GeOI is confirmed. The I ON /I OFF ratio is about 10 4 and the peak effective hole and electron mobility of 122 and 235 cm 2 /Vs have been obtained for 15-nmthick-GeOI. Furthermore, Ge thickness dependence of effective field mobility in GeOI MOSFETs has been systematically investigated.
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